

CLAIMS:

- sub B1
- 09921518-080101
1. A method of forming memory circuitry sequentially comprising:
forming a plurality of metal interconnect lines over a semiconductive substrate; and
forming a plurality of memory cell storage devices comprising voltage or current controlled resistance setable semiconductive material.
 2. The method of claim 1 wherein the memory cell storage devices respectively comprise two electrodes separated by said resistance setable semiconductive material.
 3. The method of claim 1 wherein the metal interconnect lines comprise a conductive elemental metal or metal alloy comprising at least two elemental metals.
 4. The method of claim 1 wherein the metal interconnect lines comprise at least one conductive metal compound other than a silicide.
 5. The method of claim 1 wherein the metal interconnect lines comprise a conductive metal silicide.

6. The method of claim 1 wherein the metal interconnect lines comprise both a) a conductive elemental metal or metal alloy comprising at least two elemental metals, and b) at least one conductive metal compound other than a conductive metal silicide.

7. The method of claim 1 wherein said resistance settable semiconductive material comprises chalcogenide material having metal ions diffused therein.

8. The method of claim 7 wherein the chalcogenide material having metal ions diffused therein comprises Ge_xA_y , where A is selected from the group consisting of Se, Te and S, and mixtures thereof.

9. A method of forming memory circuitry sequentially comprising:
forming a plurality of memory cell access transistor gates over a semiconductor substrate;
forming a plurality of a metal interconnect lines over the substrate and the memory cell access transistor gates; and
forming a plurality of memory cell storage devices comprising voltage or current controlled resistance settable semiconductive material.

10. The method of claim 9 wherein said resistance setable semiconductive material comprises chalcogenide material having metal ions diffused therein.

11. The method of claim 10 wherein the chalcogenide material having metal ions diffused therein comprises Ge_xA_y , where A is selected from the group consisting of Se, Te and S, and mixtures thereof.

12. A method of forming non-volatile random access memory circuitry comprising:

forming a plurality of memory cell access transistor gates over a semiconductor substrate;

forming a plurality of metal interconnect lines over the substrate and the memory cell access transistor gates;

after forming the conductive metal interconnect lines, forming respective first memory cell electrodes in electrical connection with respective memory cell access transistors incorporating the memory cell access transistor gates;

forming voltage or current controlled resistance setable semiconductive material in electrical connection with the respective first electrodes; and

forming at least one second memory cell electrode in electrical connection with the voltage or current controlled resistance setable material.

09921518-080101

13. The method of claim 12 wherein said resistance settable semiconductive material comprises chalcogenide material having silver ions diffused therein.

14. The method of claim 13 wherein at least one of the first and second electrodes comprises silver.

15. The method of claim 13 wherein at least one of the first and second electrodes comprises elemental silver.

16. The method of claim 12 comprising after forming the memory cell access transistor gates and before forming the respective first memory cell electrodes, depositing a boron and/or phosphorus doped silicon dioxide glass comprising layer, and reflowing it at a temperature of at least 750°C.

09921518.080101

17. A method of forming at least two non-volatile random access memory cells comprising:

forming at least two memory cell wordlines over a semiconductor substrate, the two memory cell wordlines being proximate one another;

forming at least one metal bit line in electrical connection with active area of the semiconductive substrate which is between the two memory cell wordlines;

after forming the metal bit line, forming respective first memory cell electrodes in electrical connection with active area of the semiconductive substrate on respective lateral outer sides of the two wordlines;

forming voltage or current controlled resistance setable semiconductive material in electrical connection with the respective first electrodes; and

forming a second memory cell electrode in electrical connection with the voltage or current controlled resistance setable material, the second memory cell electrode being common to the two memory cells being formed.

18. The method of claim 17 comprising forming the first memory cell electrodes, said resistance setable semiconductive material, and the second memory cell electrode into respective memory cell container shapes.

19. The method of claim 17 wherein said resistance setable semiconductive material comprises chalcogenide material having silver ions diffused therein.

20. The method of claim 19 wherein at least one of the first and second electrodes comprises silver.

21. The method of claim 19 wherein at least one of the first and second electrodes comprises elemental silver.

22. A method of forming integrated circuitry comprising:
forming a metal interconnect line over a semiconductive substrate; and
forming a device comprising two metal comprising electrodes separated by a voltage or current controlled resistance setable semiconductive material, said resistance setable semiconductive material being formed after forming the metal interconnect line.

23. The method of claim 22 wherein the metal interconnect line comprises a conductive elemental metal or metal alloy comprising at least two elemental metals.

24. The method of claim 22 wherein the metal interconnect line comprises at least one conductive metal compound other than a silicide.

25. The method of claim 22 wherein the metal interconnect line consists essentially of a conductive elemental metal or metal alloy comprising at least two elemental metals.

26. The method of claim 22 wherein the metal interconnect lines consists essentially of a conductive metal compound other than a silicide.

27. The method of claim 22 wherein said resistance settable semiconductive material comprises chalcogenide material having metal ions diffused therein.

28. The method of claim 27 wherein the chalcogenide material having metal ions diffused therein comprises Ge_xA_y , where A is selected from the group consisting of Se, Te and S, and mixtures thereof.

29. The method of claim 22 wherein the metal interconnect line comprises both a) a conductive elemental metal or metal alloy comprising at least two elemental metals, and b) at least one conductive metal compound other than a silicide.

30. The method of claim 22 wherein the device comprises at least a portion of a memory cell.

31. A method of forming integrated circuitry comprising:
forming at least two conductive device components over a semiconductor substrate;
forming a metal interconnect line over the two conductive device components;
forming at least one opening through the metal interconnect line to at least one of the two conductive device components; and
forming voltage or current controlled resistance setable semiconductive material within the opening in electrical connection with a respective one of the two device components and in electrical connection with the metal interconnect line.

32. The method of claim 31 wherein at least one of the device components comprises a conductive line.

33. The method of claim 31 wherein forming the opening comprises photolithography and etching of the metal interconnect line.

34. The method of claim 31 wherein said resistance setable semiconductive material comprises chalcogenide material having silver ions diffused therein.

35. The method of claim 34 wherein at least one of the device components comprises silver.

36. The method of claim 34 wherein at least one of the device components comprises elemental silver.

37. A method of forming integrated circuitry comprising:

forming at least two conductive device components over a semiconductor substrate;

forming a metal interconnect line over the two conductive device components;

forming at least one opening through the metal interconnect line to at least one of the two conductive device components;

forming voltage or current controlled resistance setable semiconductive material within the opening in electrical connection with a respective one of the two device components, said resistance setable semiconductive material being formed to only partially fill the opening; and

forming a conductive material within the opening in electrical connection with said resistance setable semiconductive material and the metal interconnect line.

38. The method of claim 37 wherein the conductive material is formed to less than completely fill remaining portions of the opening.

39. The method of claim 37 wherein the conductive material is formed to less than completely fill remaining portions of the opening, and to form a container shape.

40. The method of claim 37 wherein the conductive material comprises silver.

41. The method of claim 37 wherein the conductive material comprises elemental silver.

42. The method of claim 37 wherein said resistance settable semiconductive material comprises chalcogenide material having metal ions diffused therein.

43. The method of claim 42 wherein the chalcogenide material having metal ions diffused therein comprises Ge_xA_y , where A is selected from the group consisting of Se, Te and S, and mixtures thereof.

44. The method of claim 37 wherein said resistance settable semiconductive material comprises chalcogenide material having silver ions diffused therein.

09921518.080101

45. The method of claim 44 wherein the conductive material comprises silver.

46. The method of claim 44 wherein the conductive material comprises elemental silver.

0991518 080101
"BTST2660"